BULK> covered-0.2.2 (cad/covered) is broken because it depends upon verilog-0.7 (cad/verilog) which is broken. Please view the build log for verilog-0.7